Abstract -Class D amplifiers are becoming the most feasible solution for embedded audio application. However, distortions due to the non-linear nature of switching stage are the main drawback for this amplifier topology. This paper discusses the design and implementation of high fidelity audio class D using sliding mode control scheme. This design method proves to be a cost effective solution for industrial circuit. Experimental IC results, using commercial 0.13 μm CMOS technology, verified the theoretical results: the efficiency is above 90%, THD is lower than 0.01% and PSRR is superior to 70 dB.
I. INTRODUCTION
The audio class D amplifiers are widely used in various industrial portable and consumer electronics such as mobile phone, due to their high efficiency behavior compared with linear amplifier (class AB) [1] .
The open-loop class D amplifier is composed by a Pulse Width Modulator (PWM), a power stage and an output filter as depicted on figure 1. The PWM comparator compares the input signal V in with internally generated carrier waveform at high frequency. Resultant waveforms (V pwmn , V pwmp ) are a series of pulses where the pulse width is proportional to amplitude of input signal V in . The power stage is used to provide sufficient current to drive a low impedance load. The H-bridge scheme is used to increase the output power by four times compared to the single-ended solution. The unwanted signal components of PWM are removed by the LC output filter.
The motivating factor research in class D amplifier is efficiency. It results in a remarkable high power efficiency of 100% while an ideal switching characteristic is presumed. This is because the output power MOS operate in the triode and cut-off regions, hereby dissipating very low quiescent power.
One major drawback of the open-loop class D architecture is its non-linear behavior [1] [2] [3] [4] [5] . Audio quality is limited: Total Harmonic Distortion (THD) is typically 0.1% and Power Supply Rejection Ratio (PSRR) is low. Several approaches have been described to alleviate this problem. Power stage perturbations and power supply noise can both be limited with feedback from the output power stage. Some solutions are used: control based on Sigma Delta Modulator [6] , Controlled Oscillated Modulator (COM) architecture [7] , PWM feedback [8] [9] , digital feedback [10, 11] , bang-bang control [12, 17] , and sliding mode [13, 14] . However, these techniques provide a low PSRR at high frequencies of audio band or they have a high power consumption (>1mA). Moreover it becomes difficult to design a robust controller. The target of this research is to design a class D audio amplifier for mobile application (1W output power), offering both high efficiency and high audio performances.
The proposed design relies on the Sliding Mode (SM) Control, whereby high efficiency and improved sound quality is obtained at very low circuit complexity. The characterization results of the IC using 0.13 μm CMOS technology prove the validity of the theoretical results.
II. PROPOSED ARCHITECTURE The field of switching electronics poses challenging control problems that cannot be treated in a complete manner using traditional modeling and controller design approaches.
The main difficulty arises from the hybrid nature of these systems due to the presence of switches that induce different modes of operation and operate with a high frequency.
Class D amplifiers invite the application of advanced hybrid systems methodologies. In fact, the amplification is achieved by the use of MOS devices that operate as power switches, turning on and off with a high switching frequency. The two different substructures are: in state 1, the transistor P is ON and the transistor N is OFF, so V out is equal to V bat . The state 2 is the opposite behavior (P OFF, N ON) and V out is connected to the ground. Sliding Mode is alternative solution for control problems in hybrid systems [13] [14] [15] [16] .
The SM controller is based on the state variables of the system to be controlled. In this approach, the controller allows the output voltage to follow the audio reference voltage by minimizing the average of V in -V out . The sliding surface S is given by:
The sign of sliding surface defines the state of class D. If S>0 (the output signal is superior to audio reference), the control switch the power stage in the state 1 to stop the charge transfer into the load. Since it is impossible to switch the system at infinite rate, chattering occurs in the sliding mode using hysteresis cycle [13] . The system is asynchronous 1 . The switching frequency is here determined by the slope of the sliding surface S. The frequency of one complete cycle is given by:
Where V bat is power supply, ǻ width of hysteresis windows, Ĳ integration time constant and M=V in /V bat modulation index. The main advantage of SM control is an excellent frequency response. Actually, the loop bandwidth is equal to the switching frequency because the system has one cycle control response. It offers an inherently infinite PSRR in theory. A high PSRR is offered, making this solution very robust towards perturbations on the supply voltage, like i.e. 217Hz noise in the GSM mobile phone. Moreover, it does not have any carrier generators in the design compared to PWM control [8] [9] [10] [11] . It is an effective advantage for the system design and consumption. The proposed control is stable by nature because the sliding surface is bounded by the hysteresis window. The system is robust since the filter is not included within the loop. The external and circuitry variation have not impact in the stability.
This proposed approach has the advantage of spread spectrum EMI, due to the varying switching frequency. The instantaneous switching frequency depends on external parameters: the power supply and the input level. This leads to improved power efficiency at high output levels. In stereo application, the switching frequency difference between the both channels can generate high frequency intermodulation product in audio band.
III. DESIGN OF BUILDING BLOCKS
Analog design of class D amplifier with sliding mode control was done using CMOS 0.13 μm technology. Electrical schematic and layout were shown on figure 4 and 5. The degradation off the integrator linearity is significant for an amplifier static gain and bandwidth respectively inferior to 60dB and 3MHz. Moreover, better performance didn't increase linearity of integration but increase consumption.
In hysteresis block, comparators must be design in order to obtain the fastest possible response (10ns of switching delay at 20 μA of static consumption). RS latch is used to lock state after switching. Bounders of hysteresis window were centered on reference voltage V ref :
The integrator time constant Ĳ, defined by RC product, and width of hysteresis window ǻ can be changed in order to test sliding mode control performance with different switching frequencies. The power stage was designed to optimize efficiency in 8 ȍ load under 1W. The ON resistances of MOS transistors were approximately equal to 0.1ȍ and the parasitic capacitors are estimated to hundred of picofarad. The reconstruction output low pass filter (L=20 μH, C=20 nF) is not integrated in the chip. The square die measures 3.5 mm 
IV. EXPERIMENTAL RESULTS
The performances of class D prototype amplifier were measured using audio analyzer (UPV). Unless otherwise noted, assume the following measurement conditions: -8 ȍ load and {L,C}={20μH, 20nF} in LC filter -THD and noise measurement at load -20Hz to 20kHz measurement bandwidth -Ambient temperature of approximately 25ºC Figure 6 shows input and output signal in typical work. Duty cycle of output waveform is equal to 50% without input signal. Measured output offset in this case is 2.4 mV. Figure 7 shows the Fast Fourier Transforms (FFT) measured when the signals were 1kHz sine wave of 1W output power. In this case, THD is equal to 85dB (0.005%). With A-weighted filters, which stand for ears sensibility, THD became superior to 90dB. Figure 8 shows how THD+N (THD including noise) varies with input level at 1kHz. Just before saturation (i.e. V in >V bat = 3.6V), at Full Scale, THD is equal to 95dB. SNR can be measured at -60dB FS (V in =3.6mV) and value is 97 dB (60+37).
B. Power Supply Rejection
PSRR is measured with square wave of 300mV pp (-20dB FS) at 217 Hz, which stand for GSM emission perturbation. In this case, as shown on figure 9, PSRR is above 70dB. 
C. Class D audio amplifier comparison
A comparison of the performance of this audio amplifier with the commercial class D audio amplifier [6] [7] [8] [9] [10] [11] [12] [13] [14] show on table 1, reveals that our design can seriously compete with one of the switching audio amplifiers ICs leading the market. 
V. CONCLUSION
The amplifier based on sliding mode control offers a state of the art combination of low idle power consumption, high power efficiency and excellent audio performance. This novel control presents, on a low voltage low power IC, a PSRR (70 dB), a linearity (<0,005%) and SNR (97 dB) superior to actual solutions. In addition, low static consumption (<500μA) increases battery life time. Another advantage of this amplifier compared with conventional architectures is the lack of a high frequency carrier modulator which always increases complexity and produces non linearity. This control is protected by a pending patent. 
